Abstract-We designed and measured a high-speed CML divider in a 0.18pm CMOS process. The fabricated chip operates at up to lOGHz with power consumption of 8.6mW. From a smallsignal equivalent circuit model, we derive an analytical performance model that gives the relationship among maximum operation frequency, gate width and load resistance. We also discuss the design optimization based on the derived performance model.
INTRODUCTION
Recently, over 1 OGbpsJchannel high-speed communication systems with all CMOS transceivers have been reported [I] . In such high-speed circuits, current mode logic (CML) circuits are often used instead of CMOS static logic due to its higher speed and wider noise margin. A CML divider is especially used in various circuits such as PLL, CDR, MUX and DE-MUX, and hence its design and optimization method is indispensable for high-performance circuit design.
We design and fabricate a high-speed CML divider in a 0.18pm process. Measurement results show that it operates at I O GHz. We also discuss design optimization of a CML divider. We observe that unity gain frequency in a small-signal analysis is strongly correlated with the maximum operation frequency, and we reveal that a design optimization for maximizing unity gain frequency improves the maximum operating frequency. Figure I shows a configuration of a CML divider. It consists of two CML D-latches. The circuit topology of a popular CML D-latch is shown Fig.2 . A CML D-latch has two blocks: a sense part that transfers input signal to output transparently, and a latch part that outputs the stored logic value. We sometimes use poly as a load resistance because of smaller parasitic capacitance. On the other hand, in this work, we use active resistance by PMOS to realize variable resistance.
C M L DIVIDER ARCHITECTURE
When the input clock signal is high, the left D-latch is in sense mode, and the right one is in latch mode (Fig. 1) 
Ill. DESIGN AND MEASUREMENT RESULTS
We designed and measured a CML divider in a 0.18 p m digital CMOS process. The parameters of the designed CML divider are shown in Fig.2 . divider. The output buffer, which consists of a differential amplifier and a NMOS common source amplifier, is connected to the output of the CML divider.
The measured output waveform is shown in Fig.4 . We give 10 GHz differential sin signals whose single-ended amplitude is 500mV,, as an input clock signal. The tail current, Iss. is set to 1.7mA. Fig.4 (a) shows the output waveform measured by a digital sampling oscilloscope, and (b) is the output spectrum measured by a spectrum analyzer. We confirm that the designed CML divider operates at up to 10 GHz. The measured performance of a CML divider is summarized in [2] reports that the essence of the divider performance can be captured by a small-signal model. We hence assume in this paper that the input clock amplitude is very small, and all differential NMOSs, M3-M6, are biased by the same current Iss/4. In this case, the small-signal equivalent circuit is represented as FigS. We can derive the maxi- ( 1) where ym is the transconductance of M3-M6 biased by Iss/4, R is a load resistance, and CL is the total parasitic capacitance at the output node. In Eq. (I) , gm is a function of NMOS gate width W , and tail current Iss. The load capacitance CL is also a function of W . Therefore, at each tail current, a CML divider has optimal parameters W , R that make the operation frequency maximum.
Suppose the tail current Iss is 1.7mA. Figure 6 (a) shows the unity gain frequency at various W and R values. Figure 6 (a) indicates that the optimal parameters, W = 12pm and R = 4000, provide the maximum unity gain frequency of 4.43 GHz. We also perform a large-signal analysis by circuit simulation. Figure 6 (b) shows a relationship among the maximum operation frequency, W and R. Similar with unity gain frequency in a small-signal analysis, the maximum operation frequency of a CML divider has an optimal point. The CML divider with W = 12pm and R = 4000, which are the optimal parameters by the small-signal analysis, operates at almost the maximum frequency. Comparing Figs. 6 (a) and (b), we conclude that the unity gain frequency is tightly correlated with the actual maximum operation frequency, although the operation frequency of the CML divider is not completely in agreement with 2 x fOYtmu.
We can obtain the optimal parameters for the maximum operating frequency by maximizing the unity gain frequency.
We show the measured point of the fabricated CML divider in Fig.6 (b) . The parameters of the designed CML divider are 
V. CONCLUSION
We design a high-speed CML divider in a 0.18pm process, and discuss design optimization. The fabricated circuit operated at up to 10 GHz. We show that there is a strong correlation between the actual maximum operation frequency and the unity gain frequency in a small-signal equivalent circuit model. With the performance analysis in a small-signal analysis, a CML divider can he optimized by tuning load resistance and gate width under the given tail current.
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